MA068037

Multiport RS232 to NTDS Multiplexor for AN/UYK-20


L. E. RUSSO

Signal Exploitation Branch
Communications Sciences Division



INC FILE COPY

April 23, 1979





NAVAL RESEARCH LABORATORY Washington, D.C.

Approved for public release; distribution unlimited.

79 05 02 031

READ INSTRUCTIONS BEFORE COMPLETING FORM RECIPIENT'S CATALOG NUMBER TYPE OF REPORT & PERIOD COVERED Final report PERFORMING ORG. REPORT NUMBER CONTRACT OR GRANT NUMBER(s) PROGRAM ELEMENT. PROJECT. TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 REPORT DATE April 23, 1979 RIMBER OF PAGES S. SECURITY CLASS. (of this report) UNCLASSIFIED D. DECLASSIFICATION/DOWNGRADING SCHEDULE
Final report a PERIOD COVERED Final report PERFORMING ORG. REPORT NUMBER CONTRACT OR GRANT NUMBER(s) PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
PERFORMING ORG. REPORT NUMBER CONTRACT OR GRANT NUMBER(s) PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 REPORT DATE April 23, 1979 NUMBER OF PAGES SECURITY CLASS. (of this report) UNCLASSIFIED
PERFORMING ORG. REPORT NUMBER CONTRACT OR GRANT NUMBER(s) PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 REPORT DATE April 23, 1979 NUMBER OF PAGES SECURITY CLASS. (of this report) UNCLASSIFIED
PERFORMING ORG. REPORT NUMBER CONTRACT OR GRANT NUMBER(s) PROGRAM ELEMENT. PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
O. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 2. REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
D. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NRL Problem B02-20 2. REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
AREA & WORK UNIT NUMBERS NRL Problem B02-20 2. REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
NRL Problem B02-20 2. REPORT DATE April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
April 23, 1979 3. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
5. NUMBER OF PAGES 58 5. SECURITY CLASS. (of this report) UNCLASSIFIED
58 SECURITY CLASS. (of this report) UNCLASSIFIED
S. SECURITY CLASS. (of this report) UNCLASSIFIED
SCHEDULE
RL-MR-3988
iterface

79 05 02 031 252 950

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered) 20. Abstract (Continued) The motivation for construction of the device will be discussed along with possible applications. Salient design features affecting flexibility, modularity and throughput will be discussed. This is a final report on this phase of the problem.

TABLE OF CONTENTS

Background	tion 1 hannels 2 hannels 2
RS232-NTDS Multiplexor RS232A Second Look . AN/UYK-20 Hardware Conf	
3.0.0 Description of Control Philoso	the Multiplexor 5 phy 8 pre 9
Handshake with Multiple Multiplexor Hardware Op 4.2.0 Port to AN∕UYK-	peration
AN/UYK-20 Software 5.1.0 Packet Format 5.1.1 Function Reques 5.1.1.0 STAT 5.1.1.1 Channel Fun 5.1.1.2 Port Functi 5.1.2 Status 5.1.3 Summary 8080 Microprocessor Sof	13 13 14 15 15 16tions 15 16 16 16 16 17
Design and Debug 8089 Design and Debug	
Conclusion	NTIS White Souther Dec Bar Section Dec Bar Section Dec Bar Section Dec Distribution Control Co
	1.0.0 General Description of RS232-NTDS Multiplexor RS232-A Second Look AN/UYK-20 Hardware Confidence Design Philosophy of the Multiplexor And Description of And Description Requests And Description Requests And Description And De

FIGURES

1.0	AN/UYK-20 Block Diagram	
3.0.1	Block Diagram of Multiplexor	6
3.0.2	Functional Representation of Multiplexor	7
3.0.3	Data Word Format for AN/UYK-20 to	
	Multiplexor Interface	8
5.1	MX\$\$ Control Packet Format	14

TO SOURCE STATE OF THE STATE OF

23000 TRINLEYSPECTMENT

APPENDICES

A.	Functional Logic Diagram of Multiplexor	21
8.	Assembler Listing of MX\$\$ and Test Program	27
c.	Flowchart for MX\$\$	39
D.	PL/M Driver for Multiplexor	46

ABSTRACT

A multiport RS232-NTDS multiplexor will be discussed. This microprocessor driven hardware device has the capability of multiplexing up to 48 RS232 ports into a single parallel NTDS channel obeying intercomputer protocol. Each RS232 port has software programmable functions similar to those for AN/UYK-20 RS232 ports. The devices is modular so that RS232 ports may be added incrementally as needed. The device is flexible: a general priority interrupt structure is provided through a combination of hardware logic and microprocessor firmware.

The motivation for construction of the device will be discussed. Salient design features affecting flexibility, modularity and throughput will be discussed.


This is the final report on this phase of the problem.

1.0 Background

The AN/UYK-20 is the standard Navy minicomputer for surface applications. It is a completely militarized, high performance processor with extensive input-output capabilities. This report is concerned with an interface designed for enhanced utilization of these input-output capabilities.

1.0.0 General Description

In addition to the central processor(CPU), the AN/UYK-20 architecture provides an Input-Output Controller (IOC) for handling data and control transfers with external devices via one of the input-output channels[Fig. 1.0]. The IOC may execute sequences of special input-output instructions known as 'chains' to control any of the processor's 16 channels. As the number of input-output instructions is quite extensive, channel control is very flexible.



a) INTERFACE TYPES: NTDS PARALLEL (SLOW, FAST, ANEW), RS232, NTDS SERIAL, MIL-STD-188C

Figure 1.0 AN/UYK-20 Block Diagram

The channels themselves follow one of three types of handshaking conventions for data transfer: NTDS, MIL. STD. 188C or RS232. 'NTDS' refers to 'Naval Tactical Data Systems' interface described in MIL. STD. 1397[1]. There are three types of parallel NTDS interfaces and one serial type. RS232[2] is a low speed serial protocol especially designed to interface with data communications equipment(eg., modems). RS232 is an industrial standard specified by the 'Electronics Industries Association'. MIL. STD. 188C is a serial military specification for a low speed interface resembling RS232.

Note: Manuscript submitted March 1, 1979.

Each channel type may be further specified as to speed, voltage levels, and transfer modes. Thus the serial RS232 channel may be synchronous or asynchronous, of various baud rates, etc. The NTDS channels may be parallel(slow, fast, or ANEW) or serial[3].

The address(0-15) of each particular input-output interface type in the AN/UYK-20's 16 channels is somewhat flexible and determined by the installation. Each channel is provided with two 120-pin connectors to the outside world. Therefore, sufficient connector hardware is supplied on the processor to support 16 parallel, full-duplex channels.

The remainder of this report shall be concerned with NTDS parallel and RS232 serial channels. Many RS232 ports will be interfaced to an AN/UYK-20 NTDS parallel channel by a device to be described.

1.0.1 NTDS Parallel Channels

The three type of NTDS parallel channels(slow,fast, ANEW) are identical as far as the programmer is concerned. The NTDS slow channel differs from the two fast channels in transfer rate, timing and voltage levels. The NTDS fast and ANEW channels differ only in voltage levels assigned for the one and zero states. All channel logic is on card sets internal to the UYK-20. each card set controls four contiguous channels. Four card sets would comprise a full complement of NTDS channels in the AN/UYK-20. The maximum transfer rate allowed by the NTDS specification is 190k wd./sec. for each set of NTDS fast or ANEW channels and 40k wd./sec. for each set of NTDS slow, one way. Full-duplex is the operating mode. In practice the AN/UYK-20 cannot achieve these transfer rates as the IOC and CPU are not fully independent and contend for the microprocessor which is emulating the machine architecture. Data transfers of 60-75% of the maximum specification are possible[4], depending on CPU and IOC activity. Such data rates are 10-15% of the memory data rate.

1.0.2 RS232 Serial Channels

RS232 is a specification for low speed, serial data transfer. It is an almost universal commercial industrial standard. Given a computer or computer peripheral, chances are it has an RS232 channel. The AN/UYK-20 is no exception. The AN/UYK-20 provides separate card sets for synchronous (clock triggered baud sampling) and asynchronous (data triggered baud sampling) RS232 channels. Each RS232 card set or provides two channels. The asynchronous channels transfer at one of four programmable rates; the maximum rate is 2400 baud. The synchronous channels can transfer 0-9600 baud., depending on the sampling clock. Since the RS232 channels are serial channels, each one uses considerably fewer than half the 480 IO connector pins (ie. four 120-pin connectors) available for the two channels that are used by each RS232 card set.

2.0 RS232-NTDS Multiplexor

Section 1 above provided an overview of AN/UYK-20 IO properties. The remainder of this report will focus on the description of a device that marries NTDS and RS232 channels external to the AN/UYK-20. The heart of the device is a microprocessor which controls data switching and buffering to implement the function of multiplexing many RS232 channels into a single NTDS channel. Thus, instead of using multiple AN/UYK-20 RS232 channels, only a single NTDS channel is needed. This channel is connected through the multiplexor to many RS232 devices. One need not utilize RS232 card sets, instead, an NTDS channel is tied to the external multiplexor. Firmware in the multiplexor and an AN/UYK-20 software routine allow program control of the multiplexor.

2.1 RS232--A Second Look

Serial transmission on RS232 channels occurs commonly at rates up to 19.2 kilobaud asynchronous(eg. CRT terminals), and up to 50 kilobaud synchronous(eg. remote data terminals). Transfer rates beyond this exceed the RS232 specification which limits slew rate and does not provide for a balanced transmission line.

The motivation for the RS232-NTDS multiplexor is as follows:

- a) The RS232 interface is widely available in commercial peripheral equipment at little or no extra cost. On the other hand peripherals with NTDS interfaces demand premium prices suggesting the use of the multiplexor as an interface between a commercial peripheral with RS232 channels and an AN/UYK-20 NTDS channel.
- b) The RS232 protocol was designed for interface to a modem allowing remote communications over, say, phone lines. The multiplexor, having the potential for many more RS232 channels than the AN/UYK-20 mainfame, provides an ideal means for interfacing the AN/UYK-20 to low speed serial data lines from many remote location (eg. sensor inputs or timesharing user terminals).
- c) The extreme slowness of the RS232 channels compared to the NTDS channel should be noted. While a transfer rate of 100-150 Kilowards/sec.(1.6-2.4 megabits/sec.) is possible with NTDS channels, RS232 channels are limited to 2400 baud/sec. asynchronous and 9600 baud/sec. synchronous. The multiplexor was designed to ameliorate the mismatch between the potential AN/UYK-20 IO channel bandwidth and RS232 data rates.
- d) Activating the serial RS232 interface in the AN/UYK-20 requires IO instructions apart from those needed to implement io transfers in NTDS channels. Externalizing RS232 channels reduces the set of instructions needed for input-output operations and makes possible standardizing AN/UYK-20 interfaces to a single type: NTDS parallel.

2.2. AN/UYK-20 Hardware Configuration

The number of card slots required by each set of four NTDS channels is equal to the number of slots required by four RS232 channels. However, a card set containing two RS232 channels may preclude usage of a set of four NTDS channels. The implication is a devastating trade-off in memory bandwidth and connector pins for every set of RS232 channels in the machine. That is, 120 IO pins and mating connector are devoted to each RS232 channel requiring less than 25 lines. Each channel connector port dedicated to RS232 protocol has a bandwidth of less than 10 kilobit/sec. While the potential bandwidth of the channel is in excess of 1 megabit/sec.

3.0 Design Philosophy of the NTDS-RS232 Multiplexor

The philosophy behind the multiplexor is essentially this: externalize all RS232 channels in the multiplexor. Configure the AN/UYK-20 solely with NTDS parallel interfaces. Thus, only one NTDS channel need be dedicated to service all RS232 ports. Only two AN/UYK-20 IO connectors need be dedicated to service all RS232 ports. A subset of AN/UYK-20 IO instructions is then sufficient for all input-output control.

The benefits to be gained from this approach are:

- a) Minimize/utilize effectively interconnection hardware.
- b) Maintain the high IO bandwidth possible with an NTDS parallel interface.
- c) Provide many RS232 ports.
- d) Provide a flexible interface.

In addition, the benefits of using microprocessor control will be emphasized as the design is discussed.

3.0.0 Description of the Multiplexor

Figure 3.0.1 shows a block diagram of the multiplexor. The AN/UYK-20 communicates with the multiplexor via an NTDS channel. The multiplexor contains an NTDS interface which is implemented with a combination of hardware and software. Control of the system is provided by an 8080 microprocessor, an 8-bit, programmable NMOS integrated circuit[5].




Figure 3.0.1 Block Diagram of Multiplexor

The multiplexor has RS232 ports grouped on cards which may be added to the system in a modular fashion. Each card contains up to eight USARTs(Universal Synchronous/Asynchronous Receiver/ Transmitter) interfaced to the external world using RS232 protocol.

Each USART is programmable as to baud rate and mode of operation(synchronous/asynchronous). Certain RS232 control lines may be set or cleared under program control. The ability to set port mode is not available in internal AN/UYK-20 RS232 ports. Also, the maximum baud rate in either mode is significantly greater in the multiplexor USARTs than in the internal AN/UYK-20 RS232 ports. These improvements are consequences of more recent microprocessor technology.

Figure 3.0.2 shows a functional diagram of the multiplexor. The microprocessor functions as a switch and decoder and may read or write any memory location in the multiplexor under software control. Memory local to the multiplexor consists of random access memory(RAM), read only memory(ROM), locations associated with RS232 data and control and locations associated with NTDS data and control. Thus all devices in the multiplexor are treated as memory locations. RAM provides scratchpad and buffer storage. Software that defines multiplexor operation(in conjunction with the intrinsic hardware) is stored in ROM.

Data to and from the multiplexor is in a word format, each word being 16 bits. Each word contains a byte of address/command information(upper eight bits) and a byte of data(lower eight bits)[Fig. 3.0.3]. The address byte is further subdivided into an intracard address(lowest 3 bits), a card address(next 3 bits), a command bit(bit

6) and a spare bit(bit 7). The intracard address identifies the particular port on the card specified by the card address. The command bit separates data from command/status information.




Figure 3.0.2 Functional Representation of Multiplexor

All data transfers over the NTDS channel follow NTDS intercomputer protocol which renders the multiplexor-AN/UYK-20 interface symmetrical; neither device is intrinsically a master. The need for command transfers(NTDS forced command model6]) is obvioused since command information is contained in the data word.

All input output ports in the multiplexor look like memory. A typical operation of the multiplexor would be to have the microprocessor read the AN/UYK-20 memory locations, decode the port or command address then write the appropriate RS232 memory location.

it at Timos or in economy in the mentions, seed no exem show a for perifferen




Figure 3.0.3 Data Word Format for AN/UYK-20--Multiplexor Interface

3.0.1 Control Philosophy

When the multiplexor is not being taxed, eg. when a few 380 baud terminals are being used, the type of control structure used to control data flow is moot: any scheme implementable in software should suffice. If the multiplexor is exercised more strenuously, then it is well to consider the possible control structures and pick the one best suited to the application. Different applications warrant different control structures. For instance, suppose the ports connect many low speed terminals to the AN/UYK-20. In this case, service requests would occur infrequently and randomly. If a single port were to become active in an otherwise quiescent system, using an interrupt structure would guarantee a fixed time to service given by the hardware interrupt service timing. This would be preferable to polling in software which would give a variable time to service of average duration tpoll*n/2, where 'n' is the number of ports and 'tpoll' is the time to poll a single device.

On the other hand, suppose the system is busy, i.e. several ports handling data work more or less continuously; suppose also tpoll is less than the interrupt service time. In such a case polling would be preferable. If the ports have some priority assigned, using the prioritized interrupt structure available is, perhaps, best. Though in some sense sense we could assign priorities in a polling situation by 'super commutation', that is, if a,b,c,d... are ports one polls 'abacad...' or any sequence where polling does not occur in ordinal order.

There is yet another type of control structure to consider, namely buffered transfer; this type of interrupt gives the device being serviced priority. Since RS232 ports are rather slow, it is unlikely they would be used in such a mode. The AN/UYK-26 NTDS interface is quite another matter, however. The speed of the transfer may well warrant buffered transfer to cut down on software and hardware overhead involved in recognizing and servicing a system interrupt. Random access memory in the system and the flexible interrupt scheme make this mode implementable in software.

In summary, in a sparse, random request environment use a prioritized interrupt structure; in a busy, uniform environment, use polling.

3.0.2 Control Structure

As the design of the prototype multiplexor progressed, it became obvious that in this type of controller application, the utility of the software was determined by the quantity of controllable hardware in the multiplexor. Though believed fervantly, this concept could not always be followed. The control structure options, however, obey the concept. Minor modifications allow different modes of operation:

Each port may be polled to see if it is active.

Each card may be an interrupt.

Each port may be an interrupt (6 port maximum).

Each card may be polled.

Each card may be swept of all pending intrrupts.

The interrupt structure is prioritized and the interrupt address is stored in a memory location. The 8080 hardware vector structure may also be used. The intracard address of each port on the card is also available, so that a 6 bit interrupt address exists.

With additional hardware, the 8080 may support eight vectored interrupts(0-7). The multiplexor supplies the extra hardware needed so that eight separate interrupts, each having a unique interrupt service routine are available. Vector interrupt 0 is the system reset, 1 is the NTDS interrupt, 2-7 are available for RS232 cards. RS232 cards have highest system priority. In addition, as the USARTs are programmable and may be queried for status, system polling is possible.

A choice must be made among possible interrupt schemes and the multiplexor must be hard-wired accordingly. The multiplexor configuration used with the software described in this report was based on a card interrupt priority structure. However, the six bit port address as read from the interrupt latch provided address information.

4.8 Hardware

In order not to 'reinvent the wheel' commercially available microprocessor CPU and RAM/ROM memory cards were utilized. This choice greatly facilitated the multiplexor design. Numerous packaging options of this type are available. Judicious choice of pre-packaged aids should be a first step in any new microprocessor design.

It was decided to package up to eight RS232 ports on a card which could be replicated to provide up to the maximum number of ports. This choice arose naturally from the card size and interrupt circuitry. Other cards provide CPU, control and decode, memory and the NTDS interface(Fig. 3.0.1).

As command information is contained within the data word, simple data transfer in intercomputer mode was adequate. One consequence of the choice of NTDS-intercomputer mode is that the data from the UYK-20 is held on the channel lines until the 8080 can respond. Similarly, the 8080 microprocessor will hold its data on the channel data lines until the AN/LYK-20 responds. The 8030 bus has nowhere near the IO bandwidth or speed of an AN/UYK-20 NTDS fast channel, but the microprocessor could keep an NTDS slow channel fairly active.

4.1 Handshake with Multiplexor

Handshake protocol follows that described for NTDS parallel intercomputer data transfers[7]. The hardware sequence from the AN/UYK-20 is as follows:

- a) UYK-28 puts data on lines, sets READY.
- b) Multiplexor latches data, generates interrupt.
- c) 8080 recognizes interrupt according to appropriate priority and vectors to interrupt service routine(ISR).
- d) Software control in ISR reads lower and upper byte of multiplexor buffer latch.

Reading the upper byte of the buffer latch causes the RESUME signal to be generated by the multiplexor. The RESUME signal clears the READY signal. When READY is cleared the multiplexor data latches are released. The AN/UYK-20 may then output another data word.

The hardware sequence of events for data transfer to the AN/UYK-20 follows:

- a) The 8080 writes an output buffer latch, READY signal is generated.
- b) The AN/UYK-20 senses READY and samples data lines.
- c) The AN/UYK-20 generates RESUME which clears buffer latch and READY. The multiplexor may then output another data word.

A consequence of the hardware handshake sequence is that data is valid in the buffer latches only until handshake completion, ie. only while READY line is high. Software in the multiplexor must take this fact into account and not use the latches as permanent storage locations. Under software control, the READY line may be sampled to prevent

overwrite on output to AN/UYK-20 or to monitor input to the multiplexor in a polled environment.

A logic block diagram of the multiplexor is included in APPENDIX A.

4.2 Description of Multiplexor Hardware Operation

4.2.0 Port to AN/UYK-20

Each port is a type 8251 Universal Synchronous/ Asynchronous Receiver/Transmitter(USART)[8]. The ports are grouped on the RS232 cards, a maximum of 8 per card. In the current implementation, each card requires one interrupt vector. Six unique vectors are available, two others are used for AN/UYK-28 interface and system restart.

When a port receives a character, a control line(RXRDY) is raised which is used as an interrupt. Only a read of or command to the port will reset this line. This does not preclude the port being overwritten.

Cards have a daisy-chain priority: if a card has no port requests pending, the next card in the chain is enabled. If a card is enabled and a port on the card receives a character, the intra-card priority is resolved, and port address will be broadcast on a 3-bit bus. The card generates an interrupt pulse which is logged into the master interrupt latch. The interrupt pulse will be generated each time interrupt priority is resolved, if the card is enabled. This sequence of events will occur until the request is serviced and the port is read. When the card has highest priority, an interrupt is generated to the 6000 which responds with interrupt-acknowledge(INTA). At this point, system hardware vectors the microprocessor to the appropriate service routine and the interrupt address is further decoded under software control.

A 16-bit word consisting of an upper byte of address and control information and a lower byte of data is transferred to the AN/UYK-20 under software control.

Since the USART port status, including the interrupt bit, RXRDY, is software addressable, one may use a software polling scheme instead of priority interrupt scheme to drive the multiplexor. If the interrupt structure is turned off, the status of the AN/UYK-20 handshake lines must also be polled under software control. A software polling scheme is not currently used in the multiplexor.

4.2.1 AN/UYK-20 to Port

The AN/UYK-20 will write the multiplexor data latches and set the READY line. The setting of the READY line generates an interrupt to the microprocessor. The AN/UYK-20 interface has lower priority than any RS232 card in the system. Reading of the data latches by the 8080 will generate a RESUME signal. The port address is decoded from the data under software control, and the port memory address is generated. The data is decoded and transferred to the port.

Since the READY signals from the AN/UYK-20 and the multiplexor are monitored in a hardware status latch, it is possible to poll the AN/UYK-20 or prevent an output overwrite from the multiplexor to the UYK-20. Monitoring of READY signal is under software control.

Estimate to type \$251 universal succeedance Respondent Respondent Recorded on the \$6232 condent of maximum of 8 per cords. In the current statement tent ones

card requires one intermust water. Six untage vectors are available, too others are used for AWVW-28 interface and against restort.

Cords have a dotay-chain originates if a condition of cort results

software addressable one way one actions outling stiems instage of principle of contract the manufacture of the contract of th

5.0 Software

5.1 AN/UYK-20 Software

The multiplexor is designed to be controlled from the AN/UYK-20. Sixteen-bit(word) data transfers contain data byte, port address and command information. The programmer is partially isolated from the multiplexor hardware by an AN/UYK-20 assembly language program called MX\$\$. MX\$\$ is compatible with the AN/UYK-20 support software LEVEL1/LEVEL2 format for IO handlers[9] in that it utilizes a packet of five words to control transfers between the AN/UYK-20 and the multiplexor[Fig. 5.1]. The packet format is similar to LEVEL1/LEVEL2 format for packets. The standard call is:

JLRR R15,MXSS ;JUMP TO SUBROUTINE, SAVE RETURN ;ADDRESS IN R15.

+ PKTADDRESS ;ADDRESS OF PACKET GOES HERE.

MX\$\$ allows one data input and one data output on the channel to the multiplexor to run concurrently. If the channel is reading and another read function is requested, a busy status will be returned to the user via the packet status byte and the second request will not be honored. Channel write functions are treated in like manner.

5.1.0 Packet Format

The five word packet format is shown in Figure 5.1. The upper byte of word zero is reserved for status of the current request as will be described. The lower byte of word zero specifies the type of action request by the packet, ie. the function request.




Figure 5.1 MXSS Control Packet Format

The lower six bits of packet word one contain the logical unit(LU) code. This code is a pointer to a table called 'LUMAP'. The table entries in LUMAP are the physical addresses of the RS232 ports in the particular multiplexor configuration. Special entries are made in LUMAP for idle or non-existent ports. The physical address is formed by shifting the port interrupt address to the upper byte of a word. LUMAP must be initialized with the proper physical port addresses if MXSS is to control the multiplexor properly. The initialization depends on the ports existing in the particular AN/UYK-20-multiplexor configuration. All existent ports should have their interrupt addresses entered into the upper byte of the appropriate location in LUMAP. Ports should be initialized in the idle state, ie. signbit of the LUMAP entry set to '1'. Octal '1000000' is entered for non-existent ports.

Packet word two gives the starting address of a data buffer; packet word three gives the buffer size. The buffer size is limited to 4096 words.

Packet word four is used by MXSS to return mode and command information on the USART port designated by the packet LU code. A table called 'MCMAP' keeps an updated record of the last mode and command instruction issued to each USART in the system.

5.1.1 Function Requests

Function requests are coded in the lower eight bits of packet word 0. The function requests currently implemented in MXSS are as follows:

FUNCTION	REQUEST CODE (OCTAL)
READ	909
WRITE	001
INIT	002
TERM	006
STAT	011
CMD	012
READIM	013
WRITIM	014

Care was taken to be compatible with standard LEVEL1/LEVEL2 software conventions for IO packets.

Functions may be classified into three groups:

STATUS	STAT
CHANNEL FUNCTIONS	TERM, READIM, WRITIM
PORT FUNCTIONS	INIT, CMD, WRITE, READ

5.1.1.0 STAT

'STAT' does not access the channel but rather gets multiplexor status from tables stored in the AN/UYK-20 memory and updated by MX\$\$. Port status(active.idle.non-existent) and the last mode and command instructions issued may be obtained by a call to STAT. The mode/command information is returned in packet word 4.

5.1.1.1 Channel Functions

Channel functions are independent of port assignment.

"TERM" aborts all multiplexor channel activity and resets all ports regardless of status or choice of logical unit(LU). Port status is set to idle for all ports.

'READIM' turns on channel to listen for input from any port. It is the programmer's responsibility to decode address information in a completed READIM buffer to ascertain which ports have input information.

"WRITIM" outputs a data buffer without modification. It is the programmer's responsibility to encode address information in each buffer word prior to activating a WRITIM buffer output. Consequently, the programmer may choose any sequence of part outputs. For example, an output sequence maximizing the time between outputs to a given port would minimize system delay owing to waiting for the port to complete output. It is possible to issue commands using WRITIM, but this practice is to be avoided as system status may very easily be lost.

5.1.1.2 Port Functions

The packet logical unit code points to an entry in LUMAP which is the physical port address of a port. Recall that the physical port address depends on the interrupt address of the port and that this address is placed in the upper byte of the appropriate LUMAP location. Of course, LUMAP may 'map' any logical unit to any physical port

address. MX\$\$ as shown in APPENDIX B is configured for 32 ports, ie. LUMAP is 32 words long.

"WRITE" will write data to a given LU. The data is in the lower byte of each buffer word; MX\$\$ will fill in the physical port address for the given LU.

'READ' is similar to 'READIM', since any port may input data to the AN/UYK-20. Read differs from READIM in that a check on port status is performed. If the port is idle or non-existent, the read request will not be honored and the appropriate status(idle or nonexistent) will be returned in the packet status byte.

'INIT' initializes a given LU. The port is reset and a mode instruction followed by a sequence of commands is output to the port. The MCMAP in MX\$\$ records the last mode and command issued to the port when INIT terminates successfully. As the command update is derived from packet word 4, it is the programmer's responsibility to supply the correct command information(possibly Ø if only a mode instruction is issued). A reset command in an INIT buffer will abort the request and return a data error status.

'CMD' will output a string of commands to a given LU. The command status is updated using packet word 4. Proper command status is again the programmmer's responsibility, and the last command must be supplied in packet word four. A reset issued in a CMD buffer will reset the port. MX\$\$ will supply the physical port address for each buffer word for CMD and INIT requests.

5.1.2 Status

There are seven status codes which are 'orred' into the packet status byte as follows:

STATUS	CODE	
FCH COMPLETE	000000	PACKET REQUEST COMPLETE.
IDLE	001000	PORT IS IDLE.
BUSY	013000	; ANOTHER CHANNEL READ/WRITE ; REQUEST IS BEING HONORED.
DATAERR	940000	;DATA ERROR.
FRNV	040400	FCN. REQUEST CODE INVALID.
NODEV	041000	;NO PHYSICAL DEVICE :CORRESPONDS TO THIS LU.
IDACTIV	177400	PACKET REQUEST IS BEING SERVICED.

5.1.3 Summary

MXSS provides the AN/UYK-20 user with control of the multiplexor. MXSS is seen as a kernal input/output handler for the AN/UYK-20-multiplexor system upon which more software may be developed. Such software could further isolate the user from the internal workings of the multiplexor, eg. command formats for the USARTs. A listing of MXSS and program flowchart are provided in the appendices.

5.2 8080 Microprocessor Software

In the current implementation of the multiplexor, 8080 software has been kept as simple as possible. Software was written in a high level language cross-compiler.

A driver program for the multiplexor is given in APPENDIX D the program's basic function is address decoding. Words from the UYK-20 are split into address and data bytes. The memory map port, or port command, address is formed and the data byte is transferred to the port.

In transfer to the UYK-20, the interrupt address is used to form the port address. The port is read, and the address information is concatenated to the data byte to form a data word. The UYK-20 is then written.

The particular program shown in APPENDIX D activates three ports. one port (port2) is activated and a local sign-on message is output to the port by the multiplexor. The other two ports are put in command mode. The AN/UYK-20 software may thus assume a non-ambiguous state (command) for the ports.

As applications of the multiplexor are fixed, 8080 software may be added to perform more functions locally as needed. examples of such functions are: local character delete, operation in line mode, ASCII to other code conversion, data buffer transfer, parity checks, etc.

6.0 Design and Debug

The multiplexor is a software-hardware device. With the advent of microprocessor technology, such multifaceted designs will become more and more common. Microprocessor software is deliberately introduced into the design: 8080 software controls and complements the multiplexor hardware. The added burden of software in the design is compensated for by the flexibility in the instrument so designed. This is especially true of a device like the multiplexor where many potential interconnect schemes, mades of operation and pre-processing functions could be conceived.

The interaction of hardware and software in the design must be cut at some point so the design may be firmed up. This interaction occurs again in the debug phase. There were 8080 software problems thought to be multiplexor hardware problems, AN/UYK-20 hardware problems thought to be multiplexor hardware problems and AN/UYK-20 software problems thought to be caused by problems in the multiplexor. Sufficient richness exists to keep the design engineer entertained!

6.1 8080 Design and Debug

An effort was made to keep 8080 software simple. At first, 8080 assembly language was used, and programs were always found to be under 256 bytes. Since 1024 bytes of PROM storage were available, it was decided the final software package would be written in PL/M, INTEL Corporation's high level language for the 8080[10]. A tradeoff was made: the less efficient use of memory could be tolerated, while gaining the benefits in documentation and ease of program modification provided by the high level language. The PL/M program in APPENDIX D required 363 bytes of ROM storage.

The value of programmability can best be shown by this example: At one point in the debug, one dead bit, was discovered in the AN/UYK-20 NTDS driver and one in the receiver. No replacement card was available. Using a parity checking routine in the 8080, this problem was corrected and the debug process could be continued.

It was found that 8080 software modification was not frequent; consequently, the use of a cross-assembler and a cross-compiler on a PDP-10 timesharing system to generate papertape object code input to a PROM programmer proved a satisfactory way to develop multiplexor software.

At any stage, support hardware was traced using a logic analyzer, a debug aid that proved invaluable.

7.0 Conclusion

The RS232-NTDS multiplexor should prove a useful tool in those cases where serial data is to be input to an AN/UYK-20 constrained to have NTDS channels. The constraint may be by fiat or from other considerations such as:

- a) Reducing card types in the machine
- b) Reducing external cabling and hardware
- c) Preserving NTDS channel bandwidth

The multiplexor should be a useful tool where rapid or temporary connection of commercial peripherals is desired, say in software development. Premium cost militarized peripherals or peripherals with NTDS interfaces can thus be avoided. It should prove useful where many signals are monitored as in timesharing or remote data gathering. It provides a means of accessing serial data links for phone line or modem communication. The basic philosophy behind the design is that there are cases where decentralizing control is beneficial. Microprocessor technology has made such decentralization very tempting!

This exposition has tried to include some of the tradeoffs to be made in the microprocessor design, and to provide suggestions as to a reasonable design/debug procedure.

It is hoped the multiplexor design effort will serve as a background for further work.

REFERENCES

- 1. 'Input/Output Interfaces, Standard Digital Data, Navy Systems', MIL-STD-1397(SHIPS), Dept. of the Navy, Naval Ship Systems Command, Washington, D. C., 30 August 1973.
- 2. 'Interface Between Data Terminal Equipment and Data communications Equipment Employing Serial Binary Data Interchange', EIA STD. RS232c, Electronic Industries Association, Washingtion, D. C., August 1969.
- MIL-STD-1397, page 1.
- 4. Robert Welsh, 'AN/UYK-20 I/O', AN/UYK-20 User's Conference, 30 Nov. to 2 Dec. 1976, San Diego, Calif., Talk Given 1 December 1976.
- 5. 'INTEL 8080 Microcomputer Systems User's Manual', INTEL Corp., September 1975, Chapters 2 to 4 and pp. 5-13 to 5-20.
- 6. MIL-STD-1397, page 9.
- 7. MIL-STD-1397, page 9.
- 8. '8080 Microcomputer Systems User's Manual', pp. 5-135 to 5-146.
- 9. 'User's Handbook for AN/UYK-20(v) Computer', Vol. 1, Sperry Univac, St. Paul, Minn. for U. S. Navy, Naval Electronics Systems Command(Contract N00039-74-6-0049), May 1976, pages 2-3-1 ff. and 3-3-1 ff.
- 10. '8008 and 8080 PL/M Programming Manual', Revision A, INTEL Corp., 1975.
- 11. '8080 PL/M Compiler Operator's Manual', Revision A, INTEL Corp., 1975.
- 12. 'User's Handbook For AN/UYK-20(v) Computer', Vol. 3, Part 6.
- 13. '8080 Microcomputer Systems User's Manual', Chap. 4.

APPENDIX A

FUNCTIONAL LOGIC DIAGRAM OF THE MULTIPLEXOR

GLOSSARY FOR BLOCK DIAGRAM

Note that overbar signifies an inverted signal; 1=+5 volts=true.

SIGNAL DESCRIPTION

ADDRESS0-15 16-bit 8080 address bus

CDFIVE Card enable for card five

CDFOUR Card enable for card four

CDTHREE Card enable for card three

CDTWO Card enable for card two

CDTWDINT Interrupt for RS232 card 'CDTWO'

DATAINO-7 8-bit data bus for input to 8080

DATAOUT0-7 8-bit data bus for output from 8080

DBUS0-7 RS232 card internal bus

EINT Latch external interrupt

FMUYK0-15 16-bit UYK-20 output --NTDS levels

HIAD Address of high byte of UYK-20 latches

IN 9080 input flag

IN0-15 16-bit input from UYK-20 --TTL levels

INT External interrupt pulse

INTA 8080 interrupt acknowledge in response to

interrupt request

IOLATCH Latch to store 6-bit system interrupt vector

IR0-7 RS232 card interrupt lines

GLOSSARY FOR BLOCK DIAGRAM(CONT.)

SIGNAL DESCRIPTION

LOAD Address of low byte UYK-20 latches

MEMORY Memory-ready line to synchronize slow

memory with 8080

MRD 8080 read pulse

MURT 8080 write pulse

ON0-7 Selects one of 8 RS232 ports on serial

interface card

OUT 8080 output flag

OUT9-15 Output to UYK-20 -- TTL levels

P1 8080 clock phase 1

P2 8080 clock phase 2

RAM Random access memory

RDY 8080 'ready" line

RDYCPU 'Ready' from multiplexor--NTDS levels

RDYOUT 'Ready' from UYK-20 -- TTL levels

RDYUYK 'Ready' from UYK-28 --NTDS levels

RDY80 'Ready' from multiplexor --TTL

RESET System reset-resets 8086 also

RESIN 'Resume' from UYK-20 -- TTL levels

RES 'Resume' from multiplexor --NTDS levels

RESUYK 'Resume' from UYK-20 -- NTDS levels

RES80 'Resume' from multiplexor --TTL levels

GLOSSARY FOR BLOCK DIAGRAM(CONT.)

SIGNAL DESCRIPTION

ROM Read only memory

RSCK Crystal source clock for RS232

RSCK/N for even ports

RSCK/(2*N) for odd ports

SINGLE STEP Front panel single step pulse

SSMODE Front panel single step enable

STATAD Line to enable UYK-20 status

STPRDY Pulse enabling next instruction when


in single step mode


SYNCH 8080 'SYNCH' signal

TOUYK8-15 16-bit UYK-20 input --NTDS levels

UYKINT Interrupt from UYK-20 interface card

ZEROAD Line indicating address 0000





APPENDIX B

ASSEMBLER LISTING OF MX\$\$ AND TEST PROGRAM

The assembly language used is not standard AN/UYK-20 'ULTRA'[11]. To translate to ULTRA, apply the following rules:

For RK instructions, add suffix "K" to normal ULTRA mneumonic.

For RX instructions, delete asterisk from normal ULTRA mneumonic.

The assembled code is shown to resolve any ambiguities. SETUP, STORE, and PSW are modules used in the test program to set up ports and echo characters through the AN/UYK-20. 'TITLE' delimits a module. 'LOC' is an origin statement. 'EXTERNAL' denotes variables defined in other modules. 'GLOBAL' denotes variables to be used by other modules.

	SETUP.		
ISIGNIFIES NO PORT IN LUNAP.	ENABLE INTERNUPTS. DOLLAR SIGN. USED IN CCR INSTRUCTION. HULTIPLEXOR CHANKEL-VANIDS WITH SETUP. MASTER CLEAR RESET FOR USAKTS	AND ICK INSTRUCTION : FCH. REQUEST CODES. NUMERIC LITERALS.	STORE P LOC. STORE SRI LOC. STORE SRZ LOC.
		64	E IO
00000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	01 ERU ERU 0177400 01377 013 012	4
00000000000000000000000000000000000000	EOG COCCEO		EQU IN ITSYNS I OC FASTLOAD TITLE TITLE EXTERNAL + +
NODEV DATERN LUNUL FRNV FR 1 19LE R3 18 R4 18 R6 18 R1 19 R1 R1 R	R15 EN INT DOL CLEAR CH 10CELL NC LUMAX RESET	ENTERNANCE N	PSW PSW
941000 10000	900017 900016 9000244 900000 900000 900010 900010	600000 177400 177400 177400 6000377 600015 600011 600011	000000
99009 99009 99009 99009 99099 99099 99099 99099 99099 99099	000000		00000 00000 000001 000003

I INT. BASE ADDIUESS.

TNIOI

INTAD +

000004 000000

45

- 8846 - 644 - 6-1124 - 6-212 - 6-312 -

												•		Office						
	PACE		2	FLG.							ABLE	PAGE		E E						
LLOC. FOR INT. SRI. LLOC. FOR INT. SR2. STORE RTC UPPER LOC.			STORACE AREAS AND VARIABLES. PSW. NDINT WRINT MD16, MD64, PKT, PKT1, PKT2, ZAP, ONCH9, 101NT 10316	SET DTR, RTS, ENABEL TYR, 16X CK. 11 STOP, 8 BITS, NO PAR., RESET ERNOR 1SET DTR, RTS, ENABLE TYR, 64X CK.				, ENABLE CII O INTERNUPIS.	10 INTERRUPT JUMP TABLE.		RESERVE SPACE FOR REST OF 10 JUMP TABLE.		ONCIBO, 11064, PKT, 11016, TEMP. PKT1, PKT2	MX89, PSW, CHRDST, CHWIST 1.82 TO INDICATE SIGN ON, THEN ACTS IN ECHO 1.00E.	ENABLE INTERNUPTS.	LOAD CLEAR CHANNELS TO INCELL.	WAIT FOR 10 INITIATION.	SET CH. STAT. INACTIVE.	LOAD CHANNEL 9 ON	8
•••	NYASS VERSION 2.4/10 OF 12-18-75	70	2			,	10	CH, ENINT		WAINT	PSV PSV	MYASS VERSION 2.4/10 OF 12-18-75	LOC 63606 FASTLOAD TITLE EXTERNAL ZAP,		RIS, ENINT RIS			R4, CHWRST		1
END	S VER	FASTILE TITLE	EXTERN CLOBAL		RES	RES	RES	CCR	Z Z Z Z	X X	See	S VER	FAST TITL EXTE	EXTE	LK	S	JK:	i 00 0	- · ·	10CH
	MYAS	STORE	M 016	M	PKT	PKTI	PKT2	ZAP	TNIOI		TNION	MYAS	SETUP				WAIT			MAITI
									0000000	000000	000000				910000	000140	0000140	000000	0000000	600140
								99		28	8						888			
000000			916	990067 990117 990067				000	22	00	3 00 00				200	000	620	900	900	3 07
								929			20				-86	= 28	243	3==	==	92
60000 60000 70000			00000	00000 000000 000000				90026 90027	60030	00034	00230				00000	000002	60010	000012	60021	00026
256 25		-00	4806	a • 2 :	- 22 5	145	22	929	ខ្លួន	និង	ដន្តន		- 00 00 4		2=2	5 4	291	. 2 2	200	នាន

GLIANNEL & INTERRUPT ENABLED. OTHER CHANNELS ; DISABLED.	FORM PACKET TO INITIALIZE PORT 2 INT. PCN. REQUEST. DEVICE TWO. INDEX IS DUFFER ADDRESS. LUFFER IS 2 VIS. LAND FORM HEVER.	PACKET IS IN RB-RIZ. SAVE IN PACKET AREA. CALL TO HANDLER, LINK RIS.	SAME PACKET FOR LU-4. ISAVE PACKET. CALL 10 HANDLEH.	ADDRESS LUB. LINB WILL USE 16X CLACK. FILL LAST WORD READ. SAVE PACKET.	PAGE 5 PORTS 2-4 ARE ACTIVE. OUTPUT SIGN ON SYMBOL. *** SET LU TO 1. RAUEST. SET LU TO 1. ACUEST. PACKET LAST WORD IS BUFFER. DOLLAR SIGN TO BE OUTPUT. POILT TO NEXT LU. CALL IO HANDLER. ON EXIT FROM LOOPS PORTS 2-4 ARE SIGNED ON. TEMP IS BUFFER. ONE WO. TRANSFER. HEAD AND WHITE PACKETS ARE SETUP FOR INACE NODE. KETUP FOR INACE NODE. KETUP RAD. KENTILLIZE PKT. FOR RAD IM. REQ. KETUP RAD.
IT. WAIT!	149, TWO 189, TWO 1819, TWO 1811, TWO 1812, MD16+1	RO. PKT. N12 N13. N268 PKT N15. TEST	PKT R9. POUR R6. PKT1. R12 R15. RX83 PKT1 R13. TEST	PKT 1 R9 R9 R0 E R12 R0 6+1 R8 PKT2 R12 R15 PKT2 R15 TPST PKT2	HYASS VERSION 2.4/10 OF 12-18-75 LK RB.01
Yur	3333 .	S.M. JLRK + JLRK	C C C C C C C C C C C C C C C C C C C	PROR DECRETE IX DECRETE IN THE PROPERTY OF THE	HYASS VERSIO LK LK LK LK LK LK LK L
920000	000002 000000 000000 000000	000000	0000000 0000000 0000000 0000000	000000 000000 000000 000000	000000 000001 000000 000000 000000 000000
47 2 07 00	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2000	000000 01 2 11 00 13 3 10 14 43 2 17 00 000000 42 2 17 00	000000 01 2 12 00 01 2 12 00 01 2 14 00 12 2 14 00 14 2 2 14 00 000000 000000 000000	00 00 00 00 00 00 00 00 00 00 00 00 00
00000	60033 60034 60036 60036	000044 000046 000050	63653 66054 06066 60060 60063	60065 60066 60071 60077 60077 60077 60100	0001000 00010000 0001000 0001000 0001000 0001000 0001000 0001000 0001000 00010000 00010000 00010000 0001000 00000 000000
ត់ពីតិ	188888	48868	861641	555555555555555555555555555555555555555	22 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

HEINITIALIZE STAT. FON WR. IM. REQ. HANTE BACK TO PORT. HANT FON 10. PKT. ADR. TO R14, SET RETURN ADR. GET CONVENSIANIS OF PKT. FST. WD. HASK STATUS. HE 10 ACTIVE. RETEST PACKET STATUS.	I INTERRUPT DOES NOT PERTAIN TO I MULTIPLEXOR GIANNEL. 18-75 PAGE 6	PSW RDINT, WHINT, TEMP, CHRDST, CHWRST GALL: JIA HIS, MXSS INIS WILL CONTAIN POCKET ADDRESS PACKET IS STABDARD FIVE WORD PACKET THROUGH USACE IS A BIT DESET THROUGH USACE IS A BIT BE SET UP PROPERLY WITH PORT STATUS FIVENCYTON REQUESTS: READ, READING, WANK. NO. PORTS-22 FOR THIS VERSION MXSS FUNCTION REQUESTS: READ, READING, ADDITIONAL FUNCTIONS ARE ADDED. STUNCYTON MAN DEPT. FOR MAN DEPT.	FORTHON THE SKEPT LINK-NIS SAVE RECISTEDS EXCEPT LINK-NIS PRT. ADR. TO NI4, SET RETURN ADDRESS IN NIS. FPT. ADM. TO N7.	HASK LU HASK PCR. ADR. AND STATUS. HASK PCR. REQUEST. HF FCR. REQ. NOT VALID. HF FCR. REG. NOT VALID. HF LU ACTIV SHITCH TO FCR. FORT IS IDLE OR NON-EXISTANT. CIGNINEL FCC S VILL. BE SERVICED.	11F TH. FCN. REQ., GO TO TENM. 11F WHITH OR READIN OCCUR, 1SWITCH TO REQUESTED FCN. 11F PORT DOPES NOT EXIST, GO TO NONEX.
PKT RB, 014 RB, 014 RB, PKT1 RB, PKT1 RB, FKSS PKT1 RB, FKSS RR14, RB RT, RPER RT, USPER	I.I. I.M. END MYASS VERSION 2.4/10 OF 12-18-75	DAD DAD L RUINT, WRINT, TE	RO, RECBNK, R14 R14, R15 R7, R14 R8, R7 R10, R7	HO, 077 R7, LUMP, R9 R8, 0177 R8, MXPCN NVAL.1D R7, FCNMAP, RB	RB, TYFCN TERN RB, 013 FCNNAP, RB F7, LUNUL
LERT LXI TEST LXI	LP END MYASS VERS	HX88 FASTLOAD FASTLOAD GLOBAL I	S. L. L. K. I. L.	ANDK L L ANDK C C C C J J J J	PK PK
0000014 0600000 000000 0000142 177400 177400 000171	000000		000000	000000 000000 000010 000000 000000	000000 000000 000000 100000 000000 000000
0000000 01 2 10 00 11 3 10 00 000000 000000 00 1 07 10 00 1 07 16 00 1 0 00 00 0 00 00 0 00 00 0 0 00 00 0 0 0 0 0 0 00 0 0 0 0 0 0 00 0 0 0 0 0 0 00 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 90 00		13 3 99 16 05 1 16 17 01 0 07 16 06 1 10 07 06 1 12 07	200000	24 2 10 00 40 2 00 00 24 2 10 00 24 2 07 00 40 2 07 00 40 2 00
00173 00153 00154 00155 00156 00176 00177	90291		00000 00000 00000 00000 00000 00000	00007 00011 00013 00015 00017 00017	000023 000024 000024 000033 00033
32382333233333	98 98 10 10 10 10 10 10 10 10 10 10 10 10 10	-424666466	282822	1868888888	638888

ICHECK FOR INIT REG. IF INIT REG., CO TO INIT, ELSE RETURN IDLE STATUS.	HALTE REQUEST 11F N7 NEC., CHANNEL IS BUSY. GRANNEL WRITE IS INACTIVE	PAGE	SETUP AND INITIATE WRITE	BUF. PTR. TO 144. SET MASK BITS FOR ADR. BYTE.	CONCATERATE PORT ADR DATA. ISAVE, INC. BUF. PTR.	BUFFER IS NOW FORMATTED IN FPHYSICAL ADDRESSDATA FORMAT	SET UP CHANNEL FOR WRITE	ISETUP BOW FOR WORD TRANSFER, LOAD	LOAD WRITE BUFFER CONTROL	SET STATUS TO 10 ACTIVE	1SET CH. STATUS. 16AVE PRT. ADB. IN PKT. WRITE STORE. 16PKT. STAT. TO 10ACTIV. 110ACTIV TO PKT.	1. LOAD 10 WITH OUTPUT COMMAND	SET RETURN		
RB, INFCN INIT RB, IDLE RETURA	H7, CHWIST H7, BUSY	HYASS VERSION 2.4/10 OF 12-18-75	R7. R11	R4, R10 R3, UPPER	R2, 1.0MAP, R9 R2, 1.0MAP, R9 R2, R4 R7, 1.00P			R6.R11 R7.R10 R6.R15	R6, WIBCW	R7. R9	H7, IOACTIV H7, CIMBST H14, SPKTVR H8, IOACTIV R8, H14	R6, TXTCMD R6, 10CELL	RO, RECBNK, RI4 RIG CH, EN INT OUTCHW, WRBCW	RZ CHWRST	RC, CHINES I
F S ORK	WRITE L. JAK	HYASS VERSIO	LR		SXI XXI XXI			OUTPUT LR LR SBR	98	5	S COR	LB SB 10CR	RETURN Lh JR JXTCHN CCR 10	BCR	WILLIA L
000000 001000 001000	600000			177460	000000				0000000		000000 000000 177400	000000	000000	000000	
28828	88		<u> </u>	20	1=18			252	00	=:	22222	888	922999		
28222	66		62	100	9000			90 90	9	20	2222	999	8-8-6	8 8	-
452-6	# # # # # # # # # # # # # # # # # # #		- 5		- 6 - 5 2 - 5 - 5			000	12 3	0 1 0	-10001	9223	2463 2463 3663	o	•
													2.12.2		
00037 00041 00048 00046	60030		00054	000036	00062 00064 00065			12000 02000 29000	00072	60004	00077 00077 00101 00103 00105	60106 60110 60112	90113 90115 90116 90117	60 122	20100
50828668	88588		2525	96	3233	1000	. 9 5	1223	275	22	82838	2882	3822888 882888	2222	44

•	
TEST CHANNEL WRITE, EXIT IF BUSY OUTPUT IS SAME AS FOR WRITE BUSY WORD TO STATUS BUSY WORD TO STATUS PAGE	HEAD OR READIM REQUEST. IF R7 NEC., CH. ND. 18 BUSY SET BIT 15 - WORD TRANSFER LOAD ROBGY. SET THE NEXT READ STATUS SET STATUS IN PKT. READ STORE. SET THE NEXT READ STATUS SET PKT. STAT. TO 10ACTIV. LOAD 10CELL. START 10 CHAIN TO 10ACTIV. EXIT IF CHANNEL BUSY WORD COUNT-1 TO KT. EXIT IF CHANNEL BUSY WORD COUNT-1 TO KT. EXIT IF CHANNEL BUSY WORD COUNT-1 TO KT. EXET DATA. MAKE SURE UPPER BYTE OF DATA WORD-0. STROM C. IF NOT CONTINUE ELSE CHECK FOR INT. REQ. IF NOT CONTINUE RESET FLAG. IF NOT CONTINUE RESET FLAG. IF NOT STREAM AND INSTER PLAG. INDATE RUSSET PLAG. CONCATENATE ADBRESS-DATA.
JNK H7, BUSY (TE JK OUTPUT 10V SY ORK H8, 013090 B MYASS VERSION 2.4/10 OF 12-18-75	RB, R14 RETURN R7, CHRUST R7, CHRUST R6, R11 R6, R13 R6, R0BCW R9, LOACTIV R6, R0SST R7, BUSY R7, CHNRST R7, BUSY R7, CHNRST R7, BUSY R7, CHNRST R7, R11 R7 R7, R11 R7 R7, R10 R6, R8 R7, R10 R6, R8 R8, LOACTIV R6, R8 R7, R10 R6, R8 R8, LOACTIV R6, R8 R7, R10 R6, R8 R8, LOACTIV R8, LOACTIV R8, R8 R8,
JNK ORK S VERSIG	10
BUSY	READ INPUT CMB CMD CMOVESET NONESET
000000	0000000 0000000 0000000 0000000 0000000
3 3 3	- 000 100 100 100 100 100 100 100 100 10
	00 0000 11111100000 0000 00000000000000
0 0 0	- N
2	24 24 24 24 24 24 24 24 24 24 24 24 24 2
60125	90133 90134 90135 90136 90143 90143 90143 90143 90143 90143 90153
100 100 100 100 100 100 100 100 100 100	6833 ===================================

ER PTR. COMMANDS			KEEP STATUS IDLE E.			<u>.</u>	AST WD.		÷
SAVE IN BUFFER, INDEX BUFFER PTR.		YTELDS SPECIFIC PORT STATUS, 15CET LU INFO. 1F LU POS. PORT IS ACTIVE. ASSUME IDLE STATUS.	FET STAT. TO NODEVICE. SET NO DEVICE STATUS SAV PKT STATUS.	GET MODECND. STATUS. ASSURE 10 ACTIVE.	IF CH. WRITE ON THIS PORT, SET STATUS TO IOACTIV.	IF CHANNEL READ ON THIS PORT, SET STATUS TO IOACTIV. PKT. AUR. TO R4.	WITE HD,CMD, TO PACKET LAST WD. ITERMINATES ALL EXTANT CHANNELS RESETS ALL PORTS IDLE	1 ZEHO K4. 1 RESET CHANNEL 1 INDEX-1 TO R7. 1 GET LUMAP.	IF PORT EXISTS, RESET IT. TURN OFF IDLE BIT. FORM COPFINE BIT.
R6 . R4 R7 . L00P2	OUTPUT	R7 .LUNAP , R9 R7 , ACT I V R8 , I DLE R7 .LUNUL	SAVST RB, LOWER RB, NODEV RB, N14	RI2, NCNAP, R9 RB, IOACTIV R6, CHWRST R6, LOWER	160N 160N 16. CHRUST 16. LOWER 16. R9	100N HG, LOVER HG, R14 HG, R4	HIZ. K4 RETURN	H4, ZENO R7, IOCELL R7, LURAX-1 R6, LURAP, R7 R6, LURUL	NEXT N6, R15 N6, R14
SXI	JK	JPK ORK CK	JNEK ANDK ORK SI	L ORK	JEK ANDK CR	JEK ANDK LR SBXI IRTR	- ×	K K G K	ZBR
		STAT	NXST	ACTIV		100FF 100N	TERM	L00P1	EXIST
000203	290000	0000000	0000000	000000 177400 000000 000377	000000	000000	6000113	990099 909140 990037 990030	000000
66	00	=888	20099	3=888:	28 88=	8 9957	48	8888888	9 29
	-		CONTRACTOR OF THE PARTY OF THE						

PAGE

FORM CONFIND ADDRESS.

MYASS VERSION 2.4/10 OF 12-18-75

90

65 0

159

9

40

90

0-0

90 5

00231 00232 00233

ATUS IDLE.

HYASS VERSION 2.4710 OF 12-18-75

60 420 000

000313 000313 000313 000317 000320 000324 000326 000330

9

PACE

0-0-00 0000 000000-0000000

000237 000241 000241 000253 000253 0002564 000256 0002664 0002664 0002664 0002664 0002673 000273 000273 000304 000306

														=	
ACOUNTERAITE ADDRESS AND INSET COMMAND STORE IN TRUE HIBERED BY R4 COUNT OUTFUT CONTAINS. 1 LOOK AT NEXT PORT: 1 COUNT OF CONTAIND IS IN R4	FORM BCWWORD TRAKSFER.	• • • • • • • • • • • • • • • • • • •	RESET PORT. OUTPUT MODE FOLLOWED BY SEQUENCE OF COMMANDS.	EXIT IS CHANNEL WRITE BUSY.	ISET BIT PORTION FOR COMMAND ICLEAR IDLE BIT.	FORM RESET COMMAND. STORE IN BUFFER		;ZERO H7. ;LOAD FEIP WITH ZERO. : INTIATE: 10	HOLD FOR COMPLETION OF RESET	CHANNEL IS NOT BUSY NOW. OUTPUT NODE AND CONDANDS CYDOK WILL UPPATE COMMAND	110 COMPLETE-MAKE TEMP NEGATIVE.	INO PORT EXISTS WITH THIS LU. OR IN RODEV STAT. SYDUE STATUS IN PACKET FOR WD RETURN	INVALID FCM, REQUEST OF VALID OR IN FUNCTION REQUEST NOT VALID ISTONE STAT IN PACKET FST. ND.	F75	RESET WAS ISSUED IN INIT FCN. REQ. ABOUT INIT, RETURN STATUS TO PACKET. UPDATE PACKET WITH DATA ERROR STATUS.
R6, RESET R6, TBUF, R4 R4 H7, LOOP 1	R4, R15 R5, TBUF R4, WRBCW	OUTPUT		R7, CHWRST R7, BUSY 87, LIMAR DO	R7. R14 R7. R15	R7, RESET R7, RBUF	R6, ISTURN R6, IOCELL	R7, ZERO R7, TEMP	R7, TEMP R7, HOLD	СНВОК	OUTCHN, RSTBCW TEMP	RB, NODEV RB, R14 RETURN	RB, FRNV RB, R14 RETURN	MYASS VERSION 2.4/10 OF 12-18-75	RB, DATERR RB, R14 RETURN
S IROR XJK	SBR LK SD	JK		JNK	SBR	S	ag:	S LL	L JPK	*	10 SF HCR	ORK SI JK	ORK SI JK	3 VERSI	ORK S.I. J.K
NEXT			TINI						BOLD		RSTCHN	NONEX	NVAL.ID	MYAS	RSTERR
0000150 000000 000322	000000	290000		000000		0000000	000000	000000	000000	000500	000000	041000	040400		040000
8558	200	8		28:	22	000	38	338	28	90	888	828	090		99 00
2558	482	9						866		90 91	558	222	999		999
NOON	900	N		000		000	90	900	00	N	880	01-01	01-01		01 - 01
2=84	902	\$		949	288	===	200	3=8	24	\$	525	2=8	2=8		5=3
99334 96334 96336 96337	00341 00342 00344	00346		00350	00356	00360	90366	90379	00374	00400	00402 00404 00406	00407 00411 00412	00414 00516 60517		00421 60423 60424
24 <u>9</u> 242	6888 8888	ន្តរង់ន	755 858 858 858	82.5	18 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	236	230	24.0	243	4554	60 - 20 C	528 528 65 528 528 65 528 528 65 528 528 65 528 528 65 528 528 528 65 528 528 528 528 528 528 528 528 528 528	2 6 6 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		99288


2																																				PACE										
WITTE INTERRUPT. SET ALL, STATUS TO FUNCTION COMPLETE. SETA PORTS IN F.		HOPER BYTE HASE TO BE	CII. STAT. TO R6.	PORT ADDRESS IS IN R7.	CET PACKET ADDITES.	- 5			, MASK PKT. FCN. REO.	SWITCH TO APPROPRIATE STATUS												, REQ. COMPLETE STAT TO RB.	UPDATE PACKET	TERO RB	CTORE BEGIETEDS	RETURN FROM INTERRUPT			UPDATE STATUS FOR TERM COMMAND.				STORE IDLED LU.	ZERO MCKIAP.	i inte alle ronio.	B-75		The same are a second	CET MODE EST BIR UP 1	CET HODEKFOLD DUT. WE.	MODE TO HEPER RYTE.	CONCATERATE MODE CMD.	UPDATE MCMAP .	DE-IDLE PORT.	INESET IDLE BIT.	SAVE DE-IDLED ADDRESS.
	RO, INTBNK, RIS	R7, CIIVRST	R6, R7	R7, LOWER	RI4, SPKTWR	RA R4	R10.R4	R12,R4	RB, LOVER	STATMP, ILB	MOSTAT	INSTAT	NOSTAT	NOSTAT	MOSTAL	TATAL	MOSTAT	MOSTAT	CMDSTAT	KOSTAT	MOSTAT	RB, LOWER	RB. R14	NB, ZERO	MD, CHWISI	PSW PSW			by I miny.	Re ZERO	RB, LUMAP, H7	RB, R15	RB, LUMAP, R7	R6, ECMAP, R7	Ne . Inches	MYASS VERSION 2.4/10 OF 12-18-75	NOSTAT		97 910	M4, n10	R4. R8	B4. R5	R4. MCMAP. R7	R4. LUMAP, R7	R4, R15	R4, LUNAP, R7
WRINT	NS		ANDR	ANDK	7	LDXI	LDXI	13	ANDK	,	SIAIRT	•	•	•	•	•		•				NOSTAT ANDK	18	∃•		52			TSTAT	1=	IDLOGP L	SBR	90	20 >		MYASS VERSI	JK		INSTAT	32	INS	ORB	S	1	ZBR	œ
	000000	000000		228000	0000000				225000	000000												526999		000000	000000	000000			460000	***************************************	000000		000000	000000	505000		995900						000000	000000		000000
	3 00	00 20 00	90	2 02	9 20	9	06 1 12 04	+	2 10 00	9	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	30 2 10 00		00	3 10 00				200	90	3 10	01 0	29 01 8	11 3 06 07	8 10 7		40 2 10 00			55	3 4	00	11 3 04 07	3 04	0 04	3 04
	00426	00430	00434	66435	00437	00443	00-143	60444	00:43	00442	00400	60-53	00454	60455	00400	00457	00400	00469	00463					12500	00412	90476			90500	00500	00203	00200	90200	00510	21000		00214		21 300	9000	00320	00521	60522	60524	60526	00227
1078	222	278	200	281	200	25.4	202	206	202	268	200	291	203	293	294	202	200	900	000	300	301	303	303	304	200	302	308	309	310	313	313	314	312	316	316		319	320	1000	2000	324	325	326	327	328	329

	I UPDATE CED. STATUS. ICET CURRENT MG. ISAVE HODE I CONCATENATE HODELAST CHD. (*PKT + 4.) I IF RESET FLAG NOT SET EXIT. IELSE UPDATE PORT STATUS TO IDLE. IRESET FLAG TO 0. READ INTERRUPTSETS PORT TO PCN. COMPLETE. UPDATES PACKET.		MUST EST LUMP FOR EACH CONFICURATION OF MULTIPLEXOR. PHYSICAL PORT ADDRESS CONTAINED IN BITS 6-14. BIT IS SET WEANS PORT IS IDLE. INITIALIZE WITH ALL PORTS IDLE. ADDRESS O IS INVALID PHYSICAL. PORT ADR. AND SIGNIFIES PORT DOES NOT EXIST. 18-75	PORT DOES NOT EXIST.
HOSTAT	R4, FCRAP, R7 R4, UPPER R4, R12 R4, R5/R2, R8/F2/G R2, NOS/TAT R4, LUAAP, R7 R4, LUAAP, R7 R4, LUAAP, R7 R4, LOHAP, R7 R4, R15 R4, LSFP/C NOS/TAT	RO, INTBNK, RIS RI4, SPKTRD RB, LOVEN RB, LOVEN RB, ZERO RB, ZERO RB, CRIDEST FSW, INTBNK, RIG,	MAP 1 00 1 00 1 10 00 1 10 00 10 10 10 10 1	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
¥	CMDSTAT L ANDIA OIR SI L JZK L SBR S L L SBR S L L SBR S L L S S L L S S J K D INT	S I S P I S	LUMAP WASS VERSIG	•••••
990466		066050 066050 066050 066050 066050		
40 2 10 00	2444004444000	00 1 3 3 6 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0		1116000 0110400 0110400 1111000 1112000 1112000 1000000
60531	00533 00534 00534 00544 00554 00556 00555 00555 00555	00560 00562 00567 0057 0057 00573 00573		00601 00600 00600 00600 00600 00600 00600 00600 00601 00601 00601 00601 00601 00601 00601 00601 00601 00601 00601
331	2	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5

PORT DOES NOT EXIST.	HEGISTER SAVE AREA.	PAGE 14	-10-75 PACK 16
0100000 010000 010000 010000 010000 010000 010000 010000 010000 010000 010000 010000 010000 010000 010000 0100 01000 01000 01000 0100	CH, TYTCHN CH, RSTCHN CH, RCYCHN I 1 1000001 RBUP I 16 I 16 I 16 I 10 I I I I I I I I I I I I I I I I I I I	HYASS VERSION 2.4/10 OF 12-18-75 HYALID HYA	MYASS VENSION 2.4/10 OF 12-18-75
CHNDST + CHNTST + CHNTST + CHNTST + CHNTST + SVEN	SPATION OCK RSTCHO OCK RSTCHO OCK TEMP INS RSTFLC RES RSTFLC RES RSTFLC + RECINAL + + RCCHAP + + + + + + + + + + + + + + + + + + +	HYASS VERSIGNES WERE THE EVER WERE HERE THE EVER THUY RESIDENT THUY RESIDENT HERE HERE HERE HERE HERE HERE HERE HER	HYABS VERSI
	999116 900403 900403		
000000 000000 000000 000000 000000 00000	71 2 90 96 71 90	000000 000000 000000 000000 000000 00000	
0.0622 0.0622 0.06224 0.0623 0.0623 0.0633 0.0633 0.0634 0.0636	90643 90646 90650 90650 90651 90671 90723 90723 90723	60725 60726 60727 00730 00732 00731 60774 60777	
689 689 689 689 689 689 689 689 689 689	20110100000000000000000000000000000000	21000000000000000000000000000000000000	


APPENDIX C


FLOWCHART FOR MXSS





MX\$\$ PAGE 1 of 6


REV A 1.3.77 REV B 1.5.77




















PAGE 6 of 6

REV. A 1.4.77

APPENDIX D

PL/M DRIVER FOR MULTIPLEXOR

The two-pass compilation[12] of the PL/M driver for the multiplexor is shown with 8080 object code output[13].

```
16:02:05 BAJOB
                  BATCON VERSION 13(1071) RUNNING TXTOUT SEQUENCE 3304 IN STREAM 1
                  INPUT FROM DSKCO: TXT. CTL[ 253, 533]
16:02:03 BAFIL
16:02:05 BAFIL
                  OUTPUT TO DSKCO: TXTOUT. LOC( 253, 533)
                  JOB PARAMETERS
16:02:05 BASUM
                  TIME: 00: 05:00
                                    UNIQUE: YES
                                                      RESTART: NO
16:02:05 MONTR
                  .LOGIN 253/533 /SPOOL:ALL/TIME:300/NAME:"LRUSSO"
JOB 24 NRL-602-10 TTY65
[LCNJSP OTHER JOBS SAME PPN:27]
16:02:05 MONTR
16:02:03 USER
16:02:08 USER
16:02:08 USER
16:02:17 USER
16:02:17 MONTR
                  1602
                           26-JAN-77
                                              WED
                  NO MAIL
16:02:17 MONTR
                  .CCPY FOR20.DAT=*.TXT
16:02:28 MONTR
16:02:28 MONTR
                  . R PLMB1
16:02:28 USER
16:02:32 USER
                  8080 PLM1 VERS 3.0
16:02:36 USER
16:02:36 USER
16:02:36 USER
                  SI=6 SS
16:02:39
          USER
                  SA=0
16:02:39
          USER
                  SB= 1
16:02:39
                  SC=0
          USER
16:02:39
          USER
                  SD= 120
16:02:39
                  SE=0
          USER
16:02:39
          USER
                  SG=0
16:02:39
          USER
                  SI=6
16:02:39
          USER
                  SJ=6
16:02:39
          USER
                  SK=72
16:02:39
          USER
                  SL=1
16:02:39 USER
16:02:39 USER
16:02:39 USER
                  SM= 1
                  50=1
                  SP= 1
16:02:39
                  SR=72
          USER
16:02:39
                  SS=0
          USER
16:02:39
                  ST= 1
          USER
16:02:39
          USER
                  SU=7
16:02:39
          USER
                  SV=72
16:02:39
          USER
                  SW=72
16:02:39
          USER
                  EY= 1
16:02:39
          USER
16:02:46
          USER
                  00001
                               /*INTLAT.TXT 1.12.77
16:02:46 USER
                  00002
16:02:46 USER
                               /*THE FOLLOWING IS A BASIC PROGRAM FOR COMMUNICATION
16:02:46
          USER
16:02:46 USER
                  00003
                                WITH THE AN-UYK20 DRIVER MX38. AS AN EXAMPLE,
16:02:46 USER
16:02:46 USER
                  00004
                                PORT 2 IS ACTIVATED LOCALLY; PORTS 3,4 ARE PUT IN CO
16:02:46 USER
16:02:46 USER
                  00005
                                MAND MODE. A SIGN-ON MESSAGE IS OUTPUT LOCALLY TO
16:02:46
          USER
16:02:46
          USER
                  00006
                                PORT2.*/
16:02:46
16:02:46
          USER
                  00007
                               DECLARE LIT LITERALLY 'LITERALLY';
          USER
16:02:46
          USER
16:02:46
                  00008
                               DECLARE DCL LIT 'DECLARE':
          USER
16:02:46
          USER
16:02:53
                  00009
                               DCL URT2 LIT '8012H';
          USER
16:02:53 USER
16:02:53 USER
                  00010 1
                               DCL URTS LIT '8013H':
16:02:53 USER
```

```
16:02:53 USER
                00011 1
                            DCL URT4 LIT '8014H';
16:02:53 USER
16:02:53 USER
                00012 1
                            DCL MODE! LIT '4EH':
16:02:53 USER
16:02:53 USER
                00013
                            DCL ONLINE LIT '37H'; /*SET RTS, DTR, ENABLE T/R, RESET
ERRORS#/
16:02:53
         USER
16:02:53
         USER
                00014
                            DCL MODE2 LIT '4FH';
16:02:53
         USER
16:02:53 USER
                00015
                            DCL MEMMAP LIT'8000H';
16:03:00
         USER
                00016
                            DCL LOW? LIT '7FH';
16:03:00 USER
16:03:00 USER
16:03:00
         USER
                00017
                            DCL PARITYSISSEVENS LIT 'PARITY';
16:03:00
         USER
                            DCL MODES LIT '41H'; /*ASYNCH,5 BIT., NO PARITY, 1X*/
16:03:00
                81000
         USER
16:03:00
         USER
                            DCL ERESET LIT '10H'; /*USRT ERROR FLAG RESET*/
16:03:00
                00019
         USER
16:03:00 USER
16:03:00
         USER
                00020
                            DCL WAITSFORS INTERRUPT LIT
                        1
16:03:00 USER
16:03:00 USER
                00021
                        1
                             ' ENABLE;
16:03:00
         USER
16:03:00
                00022
                             WAIT: GO TO WAIT; ';
         USER
16:03:00
         USER
16:03:00
         USER
                00023
                            DCL READY LIT '(CMD AND 01) > 0';
16:03:00 USER
                            DCL CMDBIT LIT '40H';
16:03:11 USER
                00024
16:03:11 USER
16:03:11 USER
                00025
                            DCL UYKAD ADDRESS:
16:03:11 USER
16:03:11 USER
                00026
                            DCL (UYK20 BASED UYKAD) (2) BYTE:
16:03:11 USER
16:03:11
         USER
                00027
                            DCL CMDAD ADDRESS:
16:03:11
         USER
16:03:11 USER
                            DCL (CMD BASED CMDAD) BYTE;
                00028
16:03:11
16:03:11
         USER
                00029
                            DCL IOINTADR ADDRESS;
16.93:11 USER
16:03:11 USER
                00030
                            DCL (IOINT BASED IOINTADR) BYTE;
16:03:11 USER
                            DCL PORTPTR ADDRESS:
16:03:11 USER
                00031
16:03:11 USER
16:03:11
                00032
                            DCL (PORT BASED PORTPTR) BYTE:
         USER
                        1
16:03:11 USER
16:03:20
                00033
                            DCL TEMP (2) BYTE; /*TEMPORARY STORAGE*/
         USER
16:03:20 USER
16:03:20 USER
                00034
                        1
                            DCL MESSAGE DATA ('SPORT2S', ODH, OAH);
16:03:20 USER
16:03:20
         USER
                00035
                        1
                            SETUP: PROCEDURE (PORTPTR, MDCMD, CDCMD);
16:03:20 USER
16:03:20 USER
                00036
                        2
                            /*SENDS A MODE AND COMMAND INSTRUCTION TO APPROPRIATE
PORT*/
16:03:20 USER
16:03:20 USER
                00037 2
                            DCL PORTPTR ADDRESS:
16:00:20 USER
                            DCL (PORT BASED PORTPTR) BYTE;
16:03:20 USER
                00038
                       2
16:08:20 USER
16:03:20
                            DCL (MDCMD, CDCMD) BYTE:
         USER
                00039
                        2
16:03:20 USER
16:03:20 USER
                00040
                       2
                             CMDAD=PORTPTR OR CMDBIT:
16:03:28 USER
16:03:28 USER
                00041 2
                             CID= MDCMD:
16:03:28 USER
```

```
16:03:28 USER
                00042 2
                             CMD=CDCMD;
16:03:28 USER
16:03:28 USER
                00043 2
                            END SETUP;
16:03:28 USER
                            SIGNON: PROCEDURE (PORTPTR, MESSAGEPTR, SIZE);
16:03:28
         USER
                00044
                        1
16:03:28
         MISER
                00045
                       2
                            /*OUTPUTS SIGNON MESSAGE OF LENGTH SIZE TO THE
16:03:28
         USER
16:03:28
         USER
16:03:28
         USER
                00046
                        2
                             APPROPRIATE PORT*/
16:03:28 USER
16:03:28 USER
                00047 2
                            DCL PORTPTR ADDRESS:
16:03:31
         USER
16:03:31
         USER
                 00048
                        2
                            DCL MESSAGEPTR ADDRESS:
16:03:31
         USER
16:03:31
         USER
                00049
                        2
                            DCL (MESSAGE BASED MESSAGEPTR) (1) BYTE:
16:03:31
         USER
                00050
                        2
16:03:31 USER
                            DCL (I, SIZE) BYTE:
16:03:31 USER
                             I=0; /*INITIALIZE LENGTH COUNTER*/
                00051
                        2
16:03:31
         USER
16:03:31
         USER
16:03:31
         USER
                00052 2
                             DO WHILE I SIZE:
16:03:31
         USER
16:03:36
         USER
                00053
                               IF READY THEN
16:03:36
         USER
                 00054
                        3
                              DO;
16:03:36
         USER
16:03:36
         USER
16:03:36
         USER
                 00055
                        3
                               PORT=MESSAGE( I);
16:03:36
         USER
16:03:36
         USER
                 00056
                               I=I+1;
16:03:36
         USER
                              END;
16:03:37
         USER
                 00057
16:03:37
         USER
16:03:37
         USER
                00058
                       3
                             END:
16:03:37
         USER
         USER
16:03:37
                 00059
                        2
                            END SIGNON:
16:03:37
         USER
                            PMUYK: PROCEDURE INTERRUPT 1:
16:03:38 USER
                 00060
                        1
16:03:38 USER
16:03:38 USER
                 00061
                        2
                            *FORMS PORT ADDRESS FROM IOINT LATCH THEN TRANSFERS
DATA
16:03:38 USER
                00062 2
                             FROM PORT AND PORT ADDRESS TO AN-UYK20 AS 16-BIT WOR
16:03:42 USER
D*/
16:03:42 USER
                00063 2
                             TEMP(0) = UYK20(0):
16:03:42 USER
16:03:42 USER
16:03:42
                00064
                        2
                             TEMP(1) = UYK20(1):
         USER
16:03:42
         USER
16:03:42
         USER
                 00065
                        2
                             PORTPTR=MEMMAP + TEMP(1);
16:03:42
         USER
16:03:42
                 00066
                             PORT=TEMP(0);
         USER
16:03:42
         USER
         USER
16:03:42
                 00067
                        2
                            END FMUYK:
16:03:43
         USER
16:03:43
         USER
                 89000
                        1
                            TOUYK: PROCEDURE INTERRUPT 2;
16:03:43
         USER
16:03:43
                        2
                             TEMP(1) = IOINT:
         USER
                 00069
16:03:43
         USER
16:03:43
         USER
                 00070
                        2
                             PORTPTR=MEMMAP + TEMP(1);
16:03:43
         USER
16:03:44
         USER
                 00071 2
                             TEMP(0) = PORT:
16:03:44
         USER
16:03:44
         USER
                 00072 2
                             UYK20(0) = TEMP(0);
16:03:45 USER
```

```
16:03:45 USER
                 00073 2
                              UYK20(1) = TEMP(1);
16:03:45 USER
16:03:45 USER
                 00074
                         2
                             END TOUYK:
16:03:46 USER
16:03:46
         USER
                 00075
                             START:
                         1
16:03:46 USER
16:03:46
         USER
                 00076
                              TEMP(1) = INPUT(0); /*CLEAR MASTER INTERRUPT CONTROL*/
                         1
16:03:46 USER
16:03:47
         USER
                 00077
                         1
                               IOINTADR= 8FOOH:
16:03:47 USER
16:03:47
         USER
                 00078
                              UYKAD=8008H;
16:03:47
         USER
16:03:47 USER
                 00079
                              CALL SETUP(URT2, MODE1, ONLINE);
16:03:48 USER
16:03:48 USER
                 00080
                         1
                              CALL SIGNON(URT2, . MESSAGE, 9);
16:03:48 USER
16:03:48 USER
                 00081
                         1
                              CALL SETUP(URT3, MODE3, ERESET);
16:03:49 USER
16:03:49 USER
                 00082
                         1
                              CALL SETUP(URT4, MODE3, ERESET);
16:03:50 USER
16:03:51 USER
                 00083
                              WAITSFORS INTERRUPT:
                         1
16:03:51 USER
16:03:51 USER
                 00084
                         1
16:03:51 USER
16:03:51 USER
                 00085
                        1
                             EOF
16:03:52
         USER
16:03:52 USER
                 NO PROGRAM ERRORS
16:03:52 USER
16:03:54 USER
                 STOP
16:03:55 USER
                 END OF EXECUTION
CPU TIME: 23.12 ELAPSED TIME: 1:22.50
EXIT
16:03:55 USER
16:03:55 USER
16:03:55 MONTR
16:03:55 MONTR
16:03:55 MONTR
                 . R PLMB2
16:03:55 USER
16:04:00 USER
                 8080 PLM2 VERS 3.0
16:04:00 USER
16:04:00
         USER
16:04:00
         USER
                 SV=9 SG=1 SF=1 SH=64 33
16:04:01 USER
                 SA=0
16:04:01
         USER
                 SB=7
16:04:01 USER
                 SC=0
16:04:01 USER
                 SD= 120
16:04:61 USER
                 SE=0
16:C4:01 USER
                 SF=1
16:04:01 USER
                 SC= 1
16:04:01
         USER
                 SH=64
16:04:01 USER
                 SI=1
16:04:01 USER
                 SJ=6
16:04:01 USER
                 SL= 1
16:04:01 USER
                 SM= 1
16:04:01 USER
                 SN=0
16:04:01 USER
                 60= 1
16:04:01 USER
                 SP=0
16:04:01 USER
                 CQ= 1
16:04:01 USER
                 SR=73
16:04:01 USER
                 ES=0
16:04:01 USER
                 ST= 1
16:04:01 USER
                 SU=7
16:04:01 USER
16:04:01 USER
                 SV=9
                 SW=72
16:04:01 USER
                 SY=1
16:04:01 USER
                 SZ=2
```

```
16:04:01 USER
               5x=0
16:04:01 USER
16:04:01 USER
16:04:02 USER
                   1=0043H
                             34=0046H
                                        35=004FH
                                                   37=0055H
                                                              49=0060H
                                                                         41=006
16:04:03 USER
                  42=006CH
                             43=0074H
                                        44=0075H
                                                   47=007DH
                                                              52=0080H
                                                                         53=008
911
16:04:03 USER
                  54=0092H
                             55=0095H
                                        56=00A0H
                                                   57=00A9H
                                                              58=00A8H
                                                                         59=00A
BH
                             63=00B0H
16:04:03 USER
                  60=00ACH
                                                   65=00BFH
                                        64=00B4H
                                                              66=00CEH
                                                                         67=00D
OH
16:04:03 USER
                  68=00DEH
                             69=00E2H
                                        70=00EBH
                                                   71=00F9H
                                                              72=00FCH
                                                                        73=010
HO
                             75=0114H
16:04:04 USER
                  74=010CH
                                        76=0119H
                                                   77=011BH
                                                              78=011CH
                                                                        79=012
4H
16:04:04 USER
                  80=0139H
                             81=0149H
                                        82=0157H
                                                   83=0166H
                                                              84=016AH
16:04:05 USER
               STACK SIZE = 26 BYTES
16:04:06
        USER
               16:04:06
        USER
               UYKAD......09ECH

        CMDAD.
        09 EEH

        IOINTADR.
        09 F0H

        PORTPTR.
        09 F2H

16:04:08 USER
16:04:08
16:04:08
        USER
        USER
16:04:08
        USER
               TEMP.....09F4H
               16:04:08
        USER
16:04:08
        USER
16:04:08
        USER
16:04:08
        USER
16:04:08
        USER
               SIGNON. 0075H
PORTPTR. 09FAH
16:04:08
        USER
16:04:08
        USER
16:04:08
        USER
               16:04:08
        USER
               SIZE.....09FEH
16:04:09
        USER
16:04:09
        USER
               TOUYK......00DEH
16:04:09
        USER
16:04:09
               START......0114H
        USER
16:04:09
        USER
               WAIT. .
                                           .... 0167Н
               0000H JMP
                            40H
                                          NOP
16:04:09
                                                        NOP
                                                               NOP
                                                                      NOP
                                                                            JM
        USER
                                                 NOP
               0009H ACH
                                   NOP
                                                 NOP
16:04:09 USER
                                          NOP
                                                        NOP
                                                               NOP
                                                                            DE
16:04:09 USER
               0012H 00H
16:04:09 USER
               0040H LXI SP ECH
                                   09H
                                          JMP
                                                 14H
               0046H 24H 50H 4FH 52H 54H 32H 24H 0DH 0AH
16:04:12 USER
16:04:12 USER
               004FH LXI H F8H
                                   09H
                                          MOV MC INR L
                                                       MOV ME MOV LI F6H
                                                                            MO
V AM
16:04:12 USER
               0058H INR L
                            MOV BM ORA I
                                          40H
                                                 MOV CA MOV AB ORA I
                                                                     00H
                                                                            MO
16:04:12 USER
                                          MOV MA MOV LI F8H
               0061H EEH
                            MOV MC INX H
                                                               MOV CM LHLD
                                                                            EE
16:04:12 USER
               006AH 09H
                            MOV MC LXI H
                                          F9H
                                                 09H
                                                        MOV CM LHLD
                                                                      EEH
                                                                            09
16:04:12 USER
               0073H MOV MC RET
                                                        MOV MC INX H
                                   LXI H
                                          FCH
                                                 09H
                                                                     MOV MB IN
16:04:12 USER
               007CH MOV ME INR L
                                   MOV MI
                                                 LXI H
                                                        FFH
                                                               09H
                                                                      MOV AM DC
16:04:14 USER
               0085H SUB M
                            JNC
                                   ABH
                                          OOH
                                                 LHLD
                                                        EEH
                                                               09H
                                                                      MOV AM AN
                            MOV CA XRA A
16:04:14 USER
                                          SUB C
                                                        SOH
                                                               OOH
                                                                      LXI H FF
               008EH 01H
                                                 INC
16:04:14 USER
               0097П 09П
                            MOV CM MOV BI OOH
                                                 LHLD
                                                        FCH
                                                               09H
                                                                      DAD B MO
V AM
16:04:14 USER
               COACH LHLD
                            F2H
                                   091
                                          MOV MA LXI H
                                                               09H
                                                                      INR M JM
```

```
16:04:14 USER
                  HCS HCACO
                                OOH
                                        RET
                                                PUSH H PUSH D PUSH B PUSH A LHLD
                                                                                        EC
H
16:04:16 USER
                  00B2H 09H
                                MOV AM LXI H
                                                F4H
                                                        09H
                                                                MOV MA INX H
                                                                                PUSH H LH
LD
16:04:16 USER
                  OOBBH ECH
                                09H
                                        INX H
                                                MOV AM POP H
                                                                MOV MA LXI H
                                                                                        89
H
16:04:16 USER
                  OOC4H INX H
                                MOV AM MOV CA MOV BI
                                                        00H
                                                                LXI B
                                                                        60H
                                                                                80H
                                                                                        DA
DB
16:04:16 USER
                  OOCDII SHLD
                                F2H
                                        09H
                                                LXI H
                                                                09H
                                                                        MOV CM LHLD
                                                                                        F2
                                                        F4H
H
16:04:16 USER
                  00D6H 09H
                                MOV MC POP A
                                                POP B
                                                        POP D
                                                                POP H
                                                                        EI
                                                                                RET
                                                                                        PU
16:04:18 USER
                  OODFH PUSH D PUSH B PUSH A LXI H
                                                        F4H
                                                                09H
                                                                        INX H
                                                                                XCHG
                                                                                        LH
LD
16:04:18 USER
                  OOESH FOIL
                                 09 H
                                        MOV AM STAX D
                                                        LXI H
                                                                F4H
                                                                        09H
                                                                                INX H
                                                                                        MO
16:04:18 USER
                  OOF III MOV CA MOV BI OOH
                                                LXI H
                                                        80 H
                                                                H08
                                                                        DAD B
                                                                                SHLD
                                                                                        F2
H
16:04:18 USER
                  00FAH 09H
                                MOV AM LXI H
                                                F4H
                                                        09H
                                                                MOV MA MOV CM LHLD
                                                                                        EC
H
16:04:18 USER
                  0103H 09H
                                MOV MC INX H
                                                PUSH H LXI H
                                                                F4H
                                                                        99H
                                                                                INX H
                                                                                        MO
V AM
16:04:18 USER
                  010CH POP H
                                MOV MA POP A
                                                POP B
                                                        POP D
                                                                POP H
                                                                        EI
                                                                                RET
                                                                                        LX
I II
16:04:18 USER
                  0115H F4H
                                09 H
                                        INX H
                                                XCHG
                                                        IN
                                                                00H
                                                                        STAX D LXI H
                                                                                       FO
H
16:04:18 USER
                  011EH 09H
                                MOV MI OOH
                                                 INX H
                                                        MOV MI 8FH
                                                                        MOV LI ECH
                                                                                        MO
V MI
16:04:18 USER
                  0127H 08H
                                 INX H
                                        HOW MI BOH
                                                        MOV LI F6H
                                                                        MOV MI 12H
                                                                                        IN
XII
16:04:20 USER
                  0130H MOV MI 80H
                                        MOV CI 4EH
                                                        MOV EI 37H
                                                                        CALL
                                                                                4FH
                                                                                        00
H
16:04:20 USER
                  0139H LXI H
                                FAH
                                        09H
                                                MOV MI 12H
                                                                INX H
                                                                        MOV MI 80H
                                                                                        LX
I B
                                                                75H
16:04:20 USER
                  0142H 46H
                                OOH
                                        MOV EI 09H
                                                        CALL
                                                                        00H
                                                                                MOV LI F6
11
                  014BH NOV MI 13H
                                                                MOV CI 41H
16:04:20 USER
                                        INX H
                                                MOV MI 80H
                                                                                MOV EI 10
II
16:04:20 USER
                  0154H CALL
                                4FH
                                                                HPD
                                                                        MOV MI 14H
                                                                                        IN
                                        HCO
                                                LXI H
                                                        F6H
XH
16:04:20 USER
                  015DH MOV MI 80H
                                        MOV CI 41H
                                                        MOV EI 10H
                                                                        CALL
                                                                                4FH
                                                                                        99
H
16:04:20 USER
                  0166H EI
                                IMP
                                        67H
                                                01H
                                                        EI
                                                                HL.T
                  NO PROGRAM ERRORS
16:04:23
         USER
16:04:23
         USER
16:04:23
16:04:23
         USER
                  STOP
          USER
                 END OF EXECUTION
CPU TIME: 10.08 ELAPSED TIME: 28.00
EXIT
16:04:23
16:04:23
16:04:28
16:04:28
          USER
         USER
HONTH
HONTR
         MONTR
```

```
16:04:23 MONTR
16:04:29 K-QUE
16:04:30 LCOUT
```